IEC 61523-3:2004 PDF

Name: IEC 61523-3:2004 — Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for the electronic design process
SKU: IEC 61523-3:2004
Price: 35 EUR
Availability: InStock

Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for the electronic design process

Название (английский):

IEC 61523-3:2004

Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for the electronic design process

Статус документа:: Действующий
Формат:: Электронный (PDF)
Количество страниц:: 90
Дата публикации:: 24 сентября 2004 г.
Издание:: IEEE IS 61523 edition 1 version 1
ICS:: 35.240.50

Тип поставки:

Full version1 350 €Read online 24h10 €Read online 72h15 €

Язык документа:

ruen

Срок поставки:15 раб. дн. (перевод)

Цена:1 350 €

Описание (английский):

The Standard Delay Format (SDF)is an existing OVI standard for the representation and interpretation of timing data for use at any stage of the electronic design process.The ASCII data in the SDF le is represented in a tool and language independent way and includes path delays,timing constraint values,inter-connect delays and high level technology parameters. This standard is published with a double logo IEC-IEEE. standard.

Abstract

Похожие стандарты

Упомянутые в описании и другие стандарты IEC

Overview

IEC 61523-3:2004 / IEEE 1497-2001 - Standard Delay Format (SDF) defines a textual, tool- and language-independent file format for representing delay and timing data across the electronic design process. SDF is an ASCII, human- and machine-readable format used to convey path delays, timing constraint values, interconnect delays and high‑level technology parameters for timing analysis, verification and annotation. Published as an IEC/IEEE dual‑logo standard, SDF enables consistent exchange of timing data between EDA tools and design teams.

Key Topics

File structure and syntax: standardized header, cell definitions, labels and timing environment constructs (see Annexes for syntax and examples).

Delay representation: path delays, interconnect delays and device delay entries represented in a portable ASCII format.

Timing checks and constraints: constructs for specifying setup/hold checks, pulse width and other timing verification items.

Annotation modes:

Back‑annotation - attaching measured or post‑layout delays to RTL/netlist for accurate timing analysis.
Forward‑annotation - passing timing constraints from analysis tools to synthesis, floorplanning or layout tools.

Timing environments: support for multiple environments (different process, voltage, temperature corners) and multiple SDF files per design.

Tool interoperability: designed for EDA tool implementers and for sharing timing data between vendors, leveraging the SDF conventions analogous to Verilog specify blocks.

Applications

SDF is widely used in electronic design automation (EDA) for:

Timing verification and static timing analysis - applying back‑annotated delays to verify design timing margins.

Post‑layout timing signoff - communicating layout/interconnect delays to logic simulation and timing tools.

Design synthesis and floorplanning - forward‑annotating timing constraints to guide implementation.

Cross‑tool data exchange - moving timing models between vendors, labs and design teams in a consistent, ASCII format. Typical users include EDA tool developers, ASIC/SoC design engineers, verification engineers, layout and synthesis tool chains, and timing analysts.

Related Standards

IEC 61523 (series) - Part 1: Integrated circuit delay and power calculation systems; Part 2: Pre‑layout delay specification for CMOS ASIC libraries.

IEEE 1497-2001 - original SDF publication (dual‑logo adoption as IEC 61523-3:2004).

SDF keywords: Standard Delay Format, SDF, timing data, delay back‑annotation, delay forward‑annotation, timing constraints, EDA interoperability, path delays, interconnect delays.

IEC 61523-3:2004 PDF

Abstract

Похожие стандарты

Overview

Key Topics

Applications

Related Standards

Технические детали

IEC 61523-4:2023/COR1:2024

Corrigendum 1 - Delay and power calculation standards - Part 4: Design and Verification of Low-Power, Energy-…

IEC 60050-161:1990/AMD2:1998

Amendment 2 - International Electrotechnical Vocabulary (IEV) - Part 161: Electromagnetic compatibility

IEC 60335-2-24:2020/COR1:2021

Corrigendum 1 - Household and similar electrical appliances - Safety - Part 2-24: Particular requirements for…

IEC 61753-084-2:2007/COR1:2008

Corrigendum 1 - Fibre optic interconnecting devices and passive components performance standard - Part 084-2:…

IEC 62716:2013/COR1:2014

Corrigendum 1 - Photovoltaic (PV) modules - Ammonia corrosion testing

IEC 62946-02:2017/COR1:2020

Corrigendum 1 - Connectors for electronic equipment - Part 02: Detail specification for 8-way, unshielded, fr…

IEC 61753-1:2018/COR1:2019

Corrigendum 1 - Fibre optic interconnecting devices and passive components - Performance standard - Part 1: G…

IEC 61207-3:2002/COR2:2003

Corrigendum 2 - Gas analyzers - Expression of performance - Part 3: Paramagnetic oxygen analyzers