IEC 62530-2:2023 PDF

Name: IEC 62530-2:2023 — SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual
SKU: IEC 62530-2:2023
Price: 35 EUR
Availability: InStock

SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual

Название (английский):

IEC 62530-2:2023

SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual

Статус документа:: Действующий
Формат:: Электронный (PDF)
Количество страниц:: 457
Дата публикации:: 11 октября 2023 г.
Издание:: IEEE IS 62530 edition 2 version 1
ICS:: 25.040.01

Тип поставки:

Full version6 855 €Read online 24h10 €Read online 72h15 €

Язык документа:

ruen

Срок поставки:77 раб. дн. (перевод)

Цена:6 855 €

Описание (английский):

IEC 62530-2:2023 establishes the Universal Verification Methodology (UVM), a set of application programming interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™.1. This is an IEC/IEEE dual logo standard.

Abstract

Похожие стандарты

Упомянутые в описании и другие стандарты IEC

Overview

IEC 62530-2:2023 - SystemVerilog Part 2: Universal Verification Methodology (UVM) Language Reference Manual - is an IEC/IEEE dual‑logo standard that defines the Universal Verification Methodology, including the UVM application programming interfaces (APIs) and the UVM Base Class Library (BCL). Built on the IEEE SystemVerilog language (IEEE Std 1800™), this language reference manual standardizes the classes, interfaces and conventions used to create modular, scalable and reusable functional verification environments.

Key topics and technical scope

The standard provides a detailed class and API reference for UVM. Major technical topics include:

Base classes (uvm_object, uvm_transaction, uvm_component, etc.) for building verification elements

Reporting and recording mechanisms (report handlers, report servers, transaction databases)

Factory and object/component creation (UVM factory patterns for run‑time configurability and substitution)

Phasing and synchronization (predefined phases, domain handling, objections, events and barriers)

Transaction‑level modeling (TLM) - UVM TLM-1 and TLM-2 interfaces for streaming and layered communication

Sequencer, sequence and driver abstractions for stimulus generation and control flow

Policy and utility classes (printers, copiers, packers, comparers, recorders)

Register layer and register model classes for abstracting memory-mapped registers, maps, fields and memories

Container classes (queues, pools) and synchronization helpers (heartbeat, callbacks, barriers)

These topics are presented as normative API and class references that verification tools and teams use to implement compliant UVM testbenches.

Practical applications

IEC 62530-2 is used to create consistent, portable, and reusable verification infrastructure across teams and EDA tools. Typical applications:

Building modular UVM testbenches for ASIC, SoC and FPGA functional verification

Implementing TLM-based component communication and verification IP (VIP)

Creating register‑abstraction layers and verification models for memory-mapped IP

Standardizing reporting, logging and regression infrastructure for large verification projects

Enabling runtime configurability and component substitution via the UVM factory

Related standards and keywords

Related: IEEE Std 1800™ (SystemVerilog language standard) - UVM APIs in IEC 62530-2 are based on SystemVerilog

SEO keywords: UVM, SystemVerilog, Universal Verification Methodology, UVM BCL, functional verification, verification environment, TLM, register model, UVM factory, verification testbench

This IEC/IEEE reference manual is essential for teams seeking a vendor-neutral, standardized specification for building robust UVM verification environments.

IEC 62530-2:2023 PDF

Abstract

Похожие стандарты

Overview

Key topics and technical scope

Practical applications

Who should use this standard

Related standards and keywords

Технические детали

BS IEC 62530:2021

SystemVerilog. Unified Hardware Design, Specification, and Verification Language

IEC 60050-161:1990/AMD2:1998

Amendment 2 - International Electrotechnical Vocabulary (IEV) - Part 161: Electromagnetic compatibility

IEC 60335-2-24:2020/COR1:2021

Corrigendum 1 - Household and similar electrical appliances - Safety - Part 2-24: Particular requirements for…

IEC 61753-084-2:2007/COR1:2008

Corrigendum 1 - Fibre optic interconnecting devices and passive components performance standard - Part 084-2:…

IEC 62716:2013/COR1:2014

Corrigendum 1 - Photovoltaic (PV) modules - Ammonia corrosion testing

IEC 62946-02:2017/COR1:2020

Corrigendum 1 - Connectors for electronic equipment - Part 02: Detail specification for 8-way, unshielded, fr…

IEC 61753-1:2018/COR1:2019

Corrigendum 1 - Fibre optic interconnecting devices and passive components - Performance standard - Part 1: G…

IEC 61207-3:2002/COR2:2003

Corrigendum 2 - Gas analyzers - Expression of performance - Part 3: Paramagnetic oxygen analyzers