IEC 60191-6-20:2010

Overview

IEC 60191-6-20:2010 is an international standard that provides mechanical standardization rules for semiconductor devices, specifically focusing on the measurement methods for package dimensions of small outline J-lead packages (SOJ). The standard is part of the IEC 60191 series which addresses general rules for the preparation of outline drawings for surface-mounted semiconductor device packages.

This standard governs the accurate mechanical measurement techniques needed to validate the package dimensions of SOJ devices, which are crucial in ensuring consistent manufacturing quality, reliable device performance, and interoperability in electronic assemblies. It aligns with IEC 60191-4 for package outline form E and sets out normative principles widely adopted by semiconductor manufacturers, quality assurance teams, and designers.

Key Topics

1. Measurement Scope and Methods

• Definition of package dimensions such as mounting height (A), stand-off (A1), body thickness (A2), lead widths (bp, b1), and lead thickness (c, c1).
• Practical measurement techniques applicable either manually or automatically, using calibrated instruments like micrometers and slide calipers.
• Measurement of the package while mounted on a printed circuit board (PCB) to replicate real-world conditions.
• Alternative measurement methods permitted if they provide equivalent accuracy and ease of use.

2. Outline Drawings and Reference Characters

• Usage of detailed SOJ outline drawings to define sample points for measurement, including lead shape, seating plane, and terminal positions.
• Clear identification of critical dimensions and tolerances represented graphically for precision manufacturing.

3. Detailed Lead and Body Dimension Measurements

• Methods to measure soldered portion length (Lp), positional tolerance of terminal centers (x), and lead coplanarity (y).
• Instructions for handling dimensions that are difficult to measure directly, such as those requiring package destruction, by calculating or estimating representative values.

4. Tolerances and Accuracy Assessment

• Procedures to analyze the positional tolerance of terminals and soldered portion center positioning within specified tolerance limits.
• Guidance on acceptable deviations to maintain device functionality and mechanical compatibility with PCBs and sockets.

Practical Applications

Semiconductor Manufacturing

IEC 60191-6-20:2010 serves as a benchmark for manufacturers to ensure SOJ packages are fabricated to precise dimensional standards, supporting consistency, and interchangeability in mass semiconductor production.

Quality Control and Inspection

Inspectors and quality assurance engineers utilize the standard’s measurement methods to verify that semiconductor devices meet specification requirements before shipping, minimizing field failures due to mechanical incompatibilities.

Electronic Design and Assembly

Design engineers apply these measurement standards during PCB layout and device selection to guarantee proper fit and solder joint reliability of SOJ surface-mounted devices, optimizing device mounting height and lead positioning.

Supplier and Customer Communication

Clear mechanical dimensioning guided by IEC 60191-6-20 enables effective technical communication between semiconductor vendors and their clients, facilitating seamless integration in electronic systems.

Related Standards

• IEC 60191-4: Coding system and classification into forms of package outlines for semiconductor device packages - complements this standard by defining the form E package outlines which SOJ packages adhere to.
• IEC 60191-6: General rules for the preparation of outline drawings for surface mounted semiconductor device packages - provides overarching rules for the preparation and interpretation of package outline drawings relevant to this part.
• Other parts of the IEC 60191 series focus on mechanical standardization of various semiconductor device packages, supporting consistency across different device types.

Keywords

• IEC 60191-6-20
• Small Outline J-lead packages (SOJ)
• Semiconductor device mechanical standardization
• Surface mounted package outline
• Measuring methods for SOJ dimensions
• Package mounting height A
• Lead width and thickness measurement
• Terminal positional tolerance
• Surface mount technology standards
• Electronic device package dimension standards

---

IEC 60191-6-20:2010 ensures standardized, reliable measurements for SOJ semiconductor packages - fundamental for high-quality electronic manufacturing and design. Applying these measuring methods improves accuracy in package dimensioning, supporting both component manufacturers and electronic system integrators worldwide.