IEC 60191-6-17:2011 PDF

Overview

IEC 60191-6-17:2011 is an international standard published by the International Electrotechnical Commission (IEC) that addresses the mechanical standardization of semiconductor devices, specifically for surface mounted semiconductor device packages. This part of the IEC 60191 series provides comprehensive guidelines and general rules for preparing outline drawings of stacked packages including fine-pitch ball grid array (FBGA) and fine-pitch land grid array (FLGA) packages, denoted as P-PFBGA and P-PFLGA.

The standard targets the design, dimensions, and interchangeability of individual stackable semiconductor packages and stacked assemblies, playing a crucial role in enabling the miniaturization and high-density integration demanded by modern portable electronic devices.

Key Topics

• Scope and Purpose IEC 60191-6-17 standardizes the mechanical outlines and dimensional requirements for stacked semiconductor packages in FBGA and FLGA forms. It ensures that individual stackable packages can be combined efficiently in stacked configurations without mechanical incompatibilities.

• Definitions and Terminology The document defines key terms such as individual stackable package, stacked package, mould cap height, upper side land grid pitch, coplanarity, and others essential for a uniform understanding of the mechanical features of stacked packages.

• Outline Drawings and Dimensioning It provides detailed outline drawings with views from the top, side, and bottom, describing ball and land terminal placements, package heights, and spacing. These drawings help designers adopt standard dimensions to guarantee compatibility.

• Terminal Position Numbering A systematic terminal grid numbering system is defined for easy identification and reference to terminal locations on packages. Rows use letters (excluding I, O, Q, S, X, and Z) and columns use numbers.

• Design Guidelines for Stacked Packages The guide addresses stacking configurations including cavity-up and cavity-down packages and their combinations to support different design needs. Dimensions for different pitch sizes-from 0.30 mm to 0.80 mm-are also included.

• Dimensional Tables The standard features extensive tables that specify mechanical parameters such as package height, ball diameters, pitch, and spacing dimensions, which are critical for mechanical design and verification.

Applications

IEC 60191-6-17:2011 is vital for:

• Semiconductor Package Designers Engineers designing new FBGA and FLGA packages benefit from standardized mechanical outlines to ensure stackability and compatibility with existing products.

• Electronic Device Manufacturers Manufacturers of mobile phones, tablets, and other compact electronics rely on these standards for developing smaller, high-functionality devices with multi-layer semiconductor packages.

• PCB Designers and Assembly Printed circuit board designers use the specifications to accurately place stackable packages ensuring reliable mounting and electrical connection.

• Quality and Compliance Testing Testing laboratories utilize the standardized dimensions and definitions to verify compliance and mechanical interchangeability of stacked semiconductor devices.

• Component Suppliers and Buyers Standardized dimensions facilitate procurement and integration into supply chains by guaranteeing component interchangeability.

Related Standards

• IEC 60191-6: General rules for the preparation of outline drawings for surface mounted semiconductor device packages, serving as the foundational document for Part 6-17.

• IEC 60191-6-5: Design guide dedicated to fine-pitch ball grid array (FBGA) packages, closely related to the design principles for individual stackable FBGA packages referenced in Part 6-17.

• ISO/IEC Directives, Part 2: Governs the drafting principles of international standards including IEC publications.

Keywords

Mechanical standardization, semiconductor devices, surface mounted packages, stacked packages, fine-pitch ball grid array, fine-pitch land grid array, FBGA, FLGA, outline drawings, package design guide, terminal position numbering, semiconductor device dimensions, package stacking technology, miniaturization, electronic device packaging.

By adhering to IEC 60191-6-17:2011, industry professionals ensure consistent mechanical designs for stacked semiconductor packages, thus supporting the evolving demand for compact, high-density electronic devices in global markets.